### Specifications for Citadel



### General

Multiple Algorithms Standard Harris proprietary high-grade algorithm Harris-configured customer

unique algorithm Customer-configurable unique algorithm

- **Cryptographic Strengths** Configurable key lengths Proven secure against differential and linear cryptanalysis Third party verified
- Multiple Cryptographic Modes Block Cipher Feedback Self-Synchronizing Cipher Feedback Long Cycle or Minimum Error Propagation Codebook (Key processing only)
- Cryptographic Keys Traffic Encryption Key-Minimum 1.8 x 10<sup>19</sup> Key Encryption Key— Minimum 1.8 x 10<sup>19</sup>
- Key Management On-chip key storage for KEKs and TEKs Key Wrapping/Unwrapping Key Updating Deterministic Key Generation Non-deterministic Key Generation
- Data Rate Up to 5 Mbps
- Package 80 pin TQFP 16 mm x 16 mm (0.63 x 0.63 inches)
- Power 3.3 or 5 volt supply

### **Key Features**

- Citadel encryption algorithm
- Half-duplex traffic
- Serial or Parallel Traffic Data interface available
- 5 Mbps data rate
- Processor-controlled or stand-alone operation
- Cryptographic modes: CFB, SELF SYNC and minimum error propagation
- Keys wrapped/covered with KEK for storage off chip
- Rewrap keys
- Generate keys
- Algorithm customization
- On chip state swapping
- Boundary scan
- Supply 3.0 V (min) to 5.5 V (max)
- Independent TRANSEC interface
- 80 pin TQFP

### **Additional Features**

- Rapid State Swapping
- Message Authentication Code MAC) generation
- Provides for independent Transmission Security output
- Standard bus interface (control, data, status registers)
- Default and standalone modes
- Serial or parallel traffic modes
- Industrial temperature range: -40°C to +85°C

# **CITADEL**<sup>®</sup>

### CRYPTOGRAPHIC

ENGINE

military-grade encryption for non-Type 1 applications The Citadel<sup>®</sup> cryptographic engine provides high-grade protection for U.S. and international users and can be embedded into all modern communications media. It is approved for export with configurable key lengths and multiple algorithm options, making Citadel an ideal encryption solution for a broad range of communications products.

Citadel has three algorithm options: a standard Citadel highgrade algorithm, a Harris-configured customer unique Citadel algorithm, and a customer-configurable unique Citadel algorithm.

attacks.

Citadel provides half-duplex encryption and decryption at throughput data rates of up to 5 Mbps. It processes serial or parallel unencrypted [plain text-(PT)] data and serial or parallel encrypted [cipher text-(CT)] data. Key management commands are included in the IC's command set to provide flexibility to meet the user's requirements. All interfaces are 3.3V and 5V CMOS compatible.

The purpose of the IC is to encrypt and decrypt digital communications: data and digitized analog. Encrypting a signal containing sensitive information allows the resulting signal to be transmitted over normal communication channels without jeopardizing the security of the sensitive information. Decrypting the signal recovers the sensitive information in its original plain text form.

The ability to customize the algorithm provides the user with the ability to change the security without physically modifying the equipment.




RF Communications Division | 1680 University Avenue | Rochester, NY USA 14610 www.harris.com 1-585-242-3667

## **Communications Security Products**



All Citadel cryptographic algorithms are based on a mixed-mode, arithmetic block cipher and support both communication security and transmission security functions. The algorithm has been analytically and field proven to withstand sophisticated cryptographic



- The Parallel Port is a bi-directional interface used to control the chip's operation. Commands, status, bytes, and command data are passed via this port in 8- or 16-bit format. Encryption and decryption can be processed via the Parallel Port in either 8-bit or 16-bit format.
- The Power Port is compatible with 5V or 3.3V DC power.
- The Serial Traffic Port contains all the data and control lines necessary for encryption and decryption. PT and CT data are on different pins to provide red and black data separation.

- Keys are loaded via the Red Serial Key Fill Port.
- User-unique configuration information for the IC can be read from a serial EEROM by the Configuration Interface or loaded via the Parallel Port.
- The Housekeeping Port contains the /RESET, /ZERO, STAND\_ALONE, CONFIG/DE signals.
- The Test Port contains the Test Access Port (TAP) interface for Boundary Scan.

DECRYPT_REQ1Decryption request4ENCRYPT_REQ1Encryption Request6TRAF_OUT_EN0Traffic Output Enable in serial mode6OUT_BUF_FULL0Output Buffer full in parallel mode6CTBidirCipher Test Traffic In or Out6TRAF_CLK1Traffic Clock6CRYPTO_RDY0Crypto Ready in serial mode6TRAF_IN_EN1 SerialTraffic Input Enable6TRAF_SLK1Traffic Input Enable6TRAF_SLN0Crypto Ready in serial mode6TRAF_SLN1 SerialTraffic Input Enable6TRAF_SLN1 SerialInput buffer Empty in parallel mode6PTBidirPlain Text Traffic In or Out6TRANS_EN1TRANSEC Enable6TRANS_CLK1TRANSEC Clock6TRANS_CLK1Red Key Data Input6TRANS_CLK1Key Clock6Red SerialKEY_LIN1Stand-Alone mode6KEY_LIN1Stand-Alone mode6CONFIG/DE1Stand-Alone mode6	(TQFP 80) 43 44 45 45 49 21 51 52 53 53 56 80 59 58 59 58 57 63 63 64 65
ENCRYPT_REQIEncryption RequestITRAF_OUT_ENOTraffic Output Enable in serial modeIOUT_BUF_FULLOOutput Buffer full in parallel modeICTBidirCipher Test Traffic In or OutITRAF_CLKITraffic ClockICRYPTO_RDYOCrypto Ready in serial modeIIN_BUF_EMPO ParallelInput buffer Empty in parallel modeIPTBidirTRANSEC EnableIITRANS_ENITRANSEC EnableIITRANS_CLKITRANSEC ClockIIRed SerialR_KEY_INIRed Key Data InputIREG SerialKEY_CLKIRed Key Data InputISTAND_ALONEIEnable for Red key Input DataIICONFIG/DEIIConfiguration/DefaultI	45 49 21 51 52 53 55 56 80 59 58 59 58 57 63 64
Serial Traffic PortOUT_BUF_FULLOOutput Buffer full in parallel modeICTBidirCipher Test Traffic In or OutIITRAF_CLKITraffic ClockIICRYPTO_RDYOCrypto Ready in serial modeIITRAF_IN_ENI SerialTraffic Input EnableIIIN_BUF_EMPO ParallelInput buffer Empty in parallel modeIIPTBidirPlain Text Traffic In or OutIITRANS_ENITRANSEC EnableIIITRANS_CLKITRANSEC ClockIIIRed Serial KEY_CLKIRed Key Data InputIIIKEY_CLKIEnable for Red key Input DataIIISTAND_ALONEIStand-Alone modeIIICONFIG/DEIOCorfiguration/DefaultII	49 21 51 52 53 56 80 59 58 59 58 57 63 64
Serial Traffic PortOUT_BUF_FULLOOutput Buffer full in parallel modeICTBidirCipher Test Traffic In or OutIITRAF_CLKITraffic ClockIICRYPTO_RDYOCrypto Ready in serial modeIITRAF_IN_ENI SerialTraffic Input EnableIIIN_BUF_EMPO ParallelInput buffer Empty in parallel modeIIPTBidirPlain Text Traffic In or OutIITRANS_ENITRANSEC EnableIIITRANS_CLKITRANSEC ClockIIIRed Serial KEY_CLKIRed Key Data InputIIIKEY_CLKIEnable for Red key Input DataIIISTAND_ALONEIStand-Alone modeIIICONFIG/DEIOCorfiguration/DefaultII	49 21 51 52 53 56 80 59 58 59 58 57 63 64
Serial Traffic PortCTBidirCipher Test Traffic In or OutCipher Test Traffic In or OutTRAF_CLKITraffic ClockCCRYPTO_RDYOCrypto Ready in serial modeCTRAF_IN_ENI SerialTraffic Input EnableCIN_BUF_EMPO ParallelInput buffer Empty in parallel modeCPTBidirPlain Text Traffic In or OutCTRANS_ENITRANSEC EnableCTRANS_CLKITRANSEC ClockCRed Serial Key Fill PortR_KEY_INIRed Key Data InputKEY_CLKIEnable for Red key Input DataCSTAND_ALONEIStand-Alone modeCCONFIG/DEIConfiguration/DefaultC	21 51 52 53 56 80 59 58 59 58 57 63 64
Traffic Port   TRAF_CLK   I   Traffic Clock   I     CRYPTO_RDY   O   Crypto Ready in serial mode   I   I     TRAF_IN_EN   I Serial   Traffic Input Enable   I   I     IN_BUF_EMP   O Parallel   Input buffer Empty in parallel mode   I   I     PT   Bidir   Plain Text Traffic In or Out   I <td>51 52 53 56 50 59 58 57 63 64</td>	51 52 53 56 50 59 58 57 63 64
CRYPTO_RDY   0   Crypto Ready in serial mode   1     TRAF_IN_EN   I Serial   Traffic Input Enable   1     IN_BUF_EMP   0 Parallel   Input buffer Empty in parallel mode   1     PT   Bidir   Plain Text Traffic In or Out   1     TRANS_EN   1   TRANSEC Enable   1     TRANS_EN   1   TRANSEC Enable   1     TRANS_CLK   1   TRANSEC Clock   1     Red Serial   KEY_IN   1   Red Key Data Input   1     KEY_CLK   1   Key Clock   1   1     R_KEY_EN   1   Enable for Red key Input Data   1     KEY_CLK   1   Enable for Red key Input Data   1     KEY_LIN   1   Enable for Red key Input Data   1     CONFIG/DE   1   Configuration/Default   1	52 53 56 80 59 58 57 63 64
TRAF_IN_EN   I Serial   Traffic Input Enable   Image: Serial Series Serial Series Seri	53 56 80 59 58 57 63 64
IN_BUF_EMP   O Parallel   Input buffer Empty in parallel mode   Imput buffer Empty in parallel mode     PT   Bidir   Plain Text Traffic in or Out   Imput buffer Empty in parallel mode   Imput buffer Empty in parallel mode     TRANSEC   TRANS_EN   I   TRANSEC Enable   Imput buffer Empty in parallel mode   Imput buffer Empty in parallel mode     TRANS_EN   I   TRANSEC Enable   Imput buffer Empty in parallel mode   Imput buffer Empty input buffer Empty in parallel mode   Imput b	56 80 59 58 57 63 64
PT Bidir Plain Text Traffic In or Out   TRANS_EN I TRANSEC Enable   TRANS_KS_OUT O TRANSEC Enable   TRANS_CLK I TRANSEC Key Stream Out   TRANS_CLK I TRANSEC Clock   R_KEY_IN I Red Key Data Input   KEY_CLK I Key Clock   R_KEY_EN I Enable for Red key Input Data   STAND_ALONE I Stand-Alone mode   CONFIG/DE I Configuration/Default	80 59 58 57 63 64
TRANS_EN   I   TRANSEC Enable     TRANS_KS_OUT   O   TRANSEC Key Stream Out   Image: Stream Out     TRANS_CLK   I   TRANSEC Clock   Image: Stream Out   Image: Stream Out     Red Serial Key_IN   I   TRANSEC Clock   Image: Stream Out   Imag	59 58 57 63 64
TRANSEC Interface TRANS_KS_OUT O TRANSEC Key Stream Out   TRANS_CLK I TRANSEC Clock I   Red Serial Key Fill Port R_KEY_IN I Red Key Data Input   KEY_CLK I Key Clock I   R_KEY_IN I Enable for Red key Input Data I   STAND_ALONE I Stand-Alone mode I   CONFIG/DE I Configuration/Default I	58 57 63 64
Interface     TRANS_CLK     I     TRANSEC Clock     I       Red Serial Key Fill Port     R_KEY_IN     I     Red Key Data Input     I	57 63 64
Red Serial Key Fill Port     R_KEY_IN     I     Red Key Data Input     I       Key Fill Port     KEY_CLK     I     Key Clock     I     I       R_KEY_EN     I     Enable for Red key Input Data     I	63 64
Red Serial Key Fill Port     KEY_CLK     I     Key Clock     I       R_KEY_EN     I     Enable for Red key Input Data     I	64
Key Fill Port     R_KEY_EN     I     Enable for Red key Input Data     I       STAND_ALONE     I     Stand-Alone mode     I	
STAND_ALONE I Stand-Alone mode CONFIG/DE I Configuration/Default 6	
CONFIG/DE I Configuration/Default	68
	69
12000	41
	70
	71
Test Davt	72
	73
	76
	77
	32
	6, 35, 40, 46,
	66, 75, 78, 79
	2, 27, 34, 42, 4, 62, 67, 74
CLK I Chip Clock	33
/RESET I Reset	61
/CS I Chip Select	8
/WR I Write	9
/RD I Read	10
BUSY O Busy	11
DR O Data Request	12
DA O Data Available	13
A2 I Address for Parallel Port Registers	31
A1 I Addr 3	30
	29
	39
	38
Parallel	37
Port	36
	28
	25
	24
	23
	19
	18
	17
	16
	5
	4
	3
D0 Bidir Data	2